systemc

Star

Here are 184 public repositories matching this topic...

verilator / verilator

Star

Verilator open-source SystemVerilog simulator and lint system

cpp rtl verilog compilers systemc system-verilog verilator verilog-simulator

Updated Sep 2, 2026
SystemVerilog

sergeykhbr / riscv_vhdl

Star

Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators

debugger qt simulator cpu vhdl riscv systemc soc

Updated Jul 16, 2025
C++

accellera-official / systemc

Star

SystemC Reference Implementation

cpp tlm systemc

Updated Aug 25, 2026
C++

mariusmm / RISC-V-TLM

Star

RISC-V SystemC-TLM simulator

riscv systemc risc-v tlm2

Updated Feb 20, 2026
C

davidepatti / noxim

Star

Network on Chip Simulator

university simulation network-analysis systemc noc noxim

Updated Jun 9, 2026
C++

intel / systemc-compiler

Star

This tool translates synthesizable SystemC code to synthesizable SystemVerilog.

hls llvm clang tlm hardware-designs systemc

Updated Aug 31, 2026
C++

Xilinx / libsystemctlm-soc

Star

SystemC/TLM-2.0 Co-simulation framework

qemu systemc co-simulation tlm2

Updated Jun 26, 2026
Verilog

tymonx / logic

Star

CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.

cmake asic fpga cpp verification rtl verilog xilinx vivado systemverilog systemc unit-tests hdl modelsim uvm verilator quartus testing-rtl

Updated Nov 25, 2019
SystemVerilog

Nic30 / hwt

Star

VHDL/Verilog/SystemC code generator, simulator API written in python/c++

simulator fpga compiler hls vhdl rtl verilog hcl codegenerator codegen systemverilog systemc uvm

Updated Aug 25, 2026
Python

ultraembedded / riscv_soc

Sponsor

Star

Basic RISC-V Test SoC

linux verilog fpga-soc-linux systemc fpga-soc risc-v system-on-chip riscv-linux

Updated Apr 7, 2019
Verilog

machineware-gmbh / vcml

Star

A modeling library with virtual components for SystemC and TLM simulators

systemc tlm-models

Updated Sep 1, 2026
C++

agra-uni-bremen / riscv-vp

Star

RISC-V Virtual Prototype

simulator cpu riscv tlm systemc soc risc-v vp tlm2 system-c systemc-tlm virtual-prototype

Updated Jul 21, 2026
C++

Xilinx / systemctlm-cosim-demo

Star

QEMU libsystemctlm-soc co-simulation demos.

qemu systemc co-simulation tlm2

Updated Jun 25, 2026
C++

Minres / SystemC-Components

Star

A SystemC productivity library: https://minres.github.io/SystemC-Components/

c-plus-plus systemc c-plusplus

Updated Sep 1, 2026
C++

nelsoncsc / ISP_UVM

Star

A Framework for Design and Verification of Image Processing Applications using UVM

opencv image-processing hardware-designs systemc uvm systemverilog-hdl functional-verification

Updated Nov 27, 2017
SystemVerilog

AleksandarKostovic / SystemC-tutorial

Star

Brief SystemC getting started tutorial

cplusplus cpp systemc

Updated May 3, 2019
C++

anikau31 / systemc-clang

Star

This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.

verilog synthesis systemc systemc-clang plugin-hdl

Updated Apr 13, 2026
C++

Xilinx / pcie-model

Star

PCI Express controller model

c systemc pcie co-simulation tlm2

Updated Oct 5, 2022
C

varunnagpaal / Digital-Hardware-Modelling

Star

Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)

fpga hls hardware opencl vhdl rtl verilog systemverilog systemc vlsi digital-systems digital-hardware hardware-models

Updated Feb 13, 2025
VHDL

xver / Shunt

Sponsor

Star

SystemVerilog DPI "TCP/IP Shunt" (System Verilog/SystemC/Python TCP/IP socket library)

Updated Aug 1, 2026
C

Add this topic to your repo

To associate your repository with the systemc topic, visit your repo's landing page and select "manage topics."

Learn more